

JEDEC STANDARD

POD125 - 1.25 V Pseudo Open Drain I/O

JESD8-30A.01

(Revision of JESD8-30A, JUNE 2019)

JUNE 2022

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION



NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or refer to www.jedec.org under Standards and Documents for alternative contact information.

Published by
©JEDEC Solid State Technology Association 2022
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107

This document may be downloaded free of charge; however JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

PRICE: Contact JEDEC

Printed in the U.S.A.
All rights reserved

PLEASE!

DON'T VIOLATE
THE
LAW!

This document is copyrighted by JEDEC and may not be
reproduced without permission.

For information, contact:

JEDEC Solid State Technology Association
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107

or refer to www.jedec.org under Standards-Documents/Copyright Information.

This page intentionally left blank

POD125 - 1.25 V PSEUDO OPEN DRAIN I/O

(From JEDEC Board Ballot JCB-19-12, formulated under the cognizance of the JC-16 Committee on Interface Technology.)

1 Scope

This standard defines the DC and AC single-ended (data) and differential (clock) operating conditions, I/O impedances, and the termination and calibration scheme for 1.25 V Pseudo Open Drain I/Os.

The 1.25 V Pseudo Open Drain interface, also known as POD125, is primarily used to communicate with GDDR6 SGRAM devices.

Multiple Classes of POD125 are expected to reside within the family of POD125 interfaces in order to accommodate various device and market applications. The various classes standardized within the context of POD125 are documented in the appendices of this document (e.g., POD125/Class A).

The core of this standard documents the subset of values common to all Classes of POD125 and documents specification items left to definition within a specific Class as denoted by CDV which is defined as Class Dependent Value.

The values specific to each particular class of POD125 are found in the annexes. See specific Class tables for further details.

NOTE It does not follow that all specification values defined in a given Class are necessarily different from the matching parameter in other Class within POD125. Multiple Classes may reuse a given specification value if appropriate to the Class requirements.

2

Table 1 – DC Operating Conditions

[illegible]

2

Table 2 — AC Operating Conditions (For Design Only¹¹)

[illegible]

2 Core POD125 Interface Standard (cont'd)




Figure 1 — Voltage Waveform

2 Core POD125 Interface Standard (cont'd)




Figure 2 — Clock Waveform




Figure 3 — Definition of Differential AC-Swing and "Time above AC-Level" t_{DVAC}

2 Core POD125 Interface Standard (cont'd)

The Driver and Termination impedances are derived from the following test conditions under worst case process corners:

1. Nominal 1.25 V (V_{DD}/V_{DDQ})
2. Power the device and calibrate the output drivers and termination to eliminate process variation at 25 °C.
3. Reduce temperature to 10 °C and recalibrate.
4. Reduce temperature to 0 °C and take the fast corner measurement.
5. Raise temperature to 75 °C and recalibrate
6. Raise temperature to 85 °C and take the slow corner measurement
7. Reiterate 2 to 6 with V_{DD}/V_{DDQ} 1.2125 V
8. Reiterate 2 to 6 with V_{DD}/V_{DDQ} 1.2875 V
9. All obtained driver and termination IV characteristics have to be bounded by the specified MIN and MAX IV characteristics.

The following values (ideal with +/- 10% min/max) are targets for the designer and are not required to be met. Vendor datasheets should be consulted for further details. It is expected that the characteristics of the real curves will have some non-linearity as shown in [Figure 6](#) and [Figure 7](#). This may help to reduce the overall capacitance and boost performance. It is up to the designer to find the optimum combination of linearity and capacitance for best RX and TX performance.

Table 3 — 1.25V I/O Impedances

Pull-Down Characteristic at 40 Ohm				Pull-Up/Termination Characteristic at 60 Ohm			
Voltage (V)	MIN (mA)	Ideal (mA)	MAX (mA)	Voltage (V)	MIN (mA)	Ideal (mA)	MAX (mA)
0.1	2.25	2.50	2.75	0.1	-1.50	-1.67	-1.83
0.2	4.50	5.00	5.50	0.2	-3.00	-3.33	-3.67
0.3	6.75	7.50	8.25	0.3	-4.50	-5.00	-5.50
0.4	9.00	10.00	11.00	0.4	-6.00	-6.67	-7.33
0.5	11.25	12.50	13.75	0.5	-7.50	-8.33	-9.17
0.6	13.50	15.00	16.50	0.6	-9.00	-10.00	-11.00
0.7	15.75	17.50	19.25	0.7	-10.50	-11.67	-12.83
0.8	18.00	20.00	22.00	0.8	-12.00	-13.33	-14.67
0.9	20.25	22.50	24.75	0.9	-13.50	-15.00	-16.50
1.0	22.50	25.00	27.50	1.0	-15.00	-16.67	-18.33
1.1	24.75	27.50	30.25	1.1	-16.50	-18.33	-20.17
1.2	27.00	30.00	33.00	1.2	-18.00	-20.00	-22.00
1.25	28.125	31.25	35.375	1.3	-18.75	-21.835	-22.915

2 Core POD125 Interface Standard (cont'd)




Figure 4 — Target Pull-Down Characteristic at 40 Ohm




Figure 5 — Target Pull-Up/Termination Characteristic at 60 Ohm

2 Core POD125 Interface Standard (cont'd)




Figure 6 — Example of Non-Linearity, Pull-Down Characteristic at 40 Ohm




Figure 7 — Example of Non-Linearity, Pull-Up/Termination Characteristic at 60 Ohm

3 Additional Background Information

The POD I/O system is optimized for small systems with very high data rates. The system allows a single Initiator to control one or two Targets in the case of GDDR6. The POD driver uses either a 60/40 ohm output impedance that drives into a 60 ohm equivalent terminator tied to V_{DDQ} or a 48/40 ohm output impedance that drives into a 48 ohm equivalent terminator tied to V_{DDQ} . Single and dual load systems are shown as follows:




Figure 8 — System Configurations

The POD Initiator I/O cell is comprised of a 60/40 ohm driver and a terminator of 60 ohms or a 48/40 ohm driver and a terminator of 48 ohms. The Initiator POD cell's terminator is disabled when the output driver is enabled. The basic cell is shown in [Figure 9](#).




Figure 9 — Initiator I/O Cell

The POD Target I/O cell is comprised of a 60/40 ohm driver and programmable terminator of 60 ohms or 120 Ohms for GDDR6 or a 48/40 ohm driver and programmable terminator of 48 ohms or 120 ohms for GDDR6. The Target POD cell's terminator is disabled when the output driver is enabled or any other Target output driver is enabled. The basic cell is shown in [Figure 10](#).




Table 4 — POD I/O Sub-Cells, 120 Ohm Based

- Set strength control to minimum setting,
- Increase drive strength until the comparator detects data bit is greater than $V_{DDQ}/2$,
- PMOS device is calibrated to 120 ohms.

3 Additional Background Information (cont'd)

2.) Then calibrate the NMOS device against the calibrated 120 Ohm PMOS device as illustrated in [Figure 12](#).

- Set strength control to minimum setting,
- Increase drive strength until the comparator detects data bit is less than $V_{DDQ}/2$,
- NMOS device is now calibrated to 120 ohms.



When Match PMOS leg is calibrated to 120 ohms

Figure 11 — PMOS Calibration




Figure 12 — NMOS Calibration

A.1 POD125/Class A

Table 5 — Class A DC Operating Conditions

[illegible]

A.1 POD125/Class A (cont'd)

Table 6 — Class A AC Operating Conditions (For Design Only)

[illegible]

Annex B — (Informative) Differences Between JESD8-30A.01 and JESD8-30A

This annex briefly describes most of the changes made to entries that appear in this standard, JESD8-30A.01, compared to its predecessor, JESD8-30A (June 2019). Some punctuation changes are not included.

Clause	Description of Change
---------------	------------------------------

Editorial changes only to update terminology

B.1 Differences between JESD8-30A and JESD8-30 (September 2017)

Clause	Description of Change
---------------	------------------------------

Annex A.1	Reference voltage (V_{REFD} , V_{REFD2}) for DQ and DBI_n pins for POD125/Class A (GDDR6) changed
-----------	---



Standard Improvement Form

JEDEC

The purpose of this form is to provide the Technical Committees of JEDEC with input from the industry regarding usage of the subject standard. Individuals or companies are invited to submit comments to JEDEC. All comments will be collected and dispersed to the appropriate committee(s).

If you can provide input, please complete this form and return to:

JEDEC
Attn: Publications Department
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107

Fax: 703.907.7583

1. I recommend changes to the following:

☐ Requirement, clause number _____

☐ Test method number _____ Clause number _____

The referenced clause number has proven to be:

☐ Unclear ☐ Too Rigid ☐ In Error

☐ Other _____

2. Recommendations for correction:

3. Other suggestions for document improvement:

Submitted by

Name: _____

Phone: _____

Company: _____

E-mail: _____

Address: _____

City/State/Zip: _____

Date: _____

JEDEC[®]

The JEDEC logo is centered on the page. It features the word "JEDEC" in a bold, italicized, dark brown sans-serif font. A registered trademark symbol (®) is located at the end of the word. Below the text is a thick, dark red horizontal line that starts under the 'J' and extends to the right, ending under the 'C'.